Interrupt

Refine Search

Search Results -

Terms	Documents	
"helper flip flop" or "helper flip-flop"	69	

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Recall Text =

Search:

L1	*	Refine Search

Clear

Search History

DATE: Friday, May 06, 2005 Printable Copy Create Case

Set Name Query side by side

Hit Count Set Name result set

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

 $\underline{L1}$ "helper flip flop" or "helper flip-flop" 69 $\underline{L1}$

Search Results -

Terms	Documents
"helper flip flop" or "helper flip-flop"	7

Database:

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database US OCR Full-Text Database

EPO Abstracts Database

JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L2			
		×	
	- 33		
	. 30004	۰	

Refine Search



Clear

Interrupt

Search History

DATE: Friday, May 06, 2005 Printable Copy Create Case

Set Name Query

Hit Count Set Name

side by side

result set

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

"helper flip flop" or "helper flip-flop" <u>L2</u>

<u>L2</u>

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> "helper flip flop" or "helper flip-flop"

69 <u>L1</u>

Search Results -

Terms	Documents
(327/266 327/287 710/100 710/300 710/305 711/100 711/103 712/33 713/501 365/63 365/189.01 365/189.05 365/230.01 365/230.08 365/205).ccls.	14228

Database:
US Pre-Grant Publication Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L3

Refine Search

Recali Text
Clear

Interrupt

Search History

DATE: Friday, May 06, 2005 Printable Copy Create Case

Set Name Query side by

Hit Cou

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

- <u>L3</u> 710/100,300,305;365/63,189.01,189.05,230.01,230.08,205;713/501;711/100,103;712/33;327/266,287.ccls. 1422 *DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*
- <u>L2</u> "helper flip flop" or "helper flip-flop"
- DB=PGPB, USPT, USOC; PLUR=YES; OP=OR
- L1 "helper flip flop" or "helper flip-flop"

Search Results -


Terms	Documents
L1 and L3	38

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database

Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:



Search History

DATE: Friday, May 06, 2005 Printable Copy Create Case

Set Name Query side by

Hit Cou

DR-

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

<u>L4</u> 11 and L3

<u>L3</u> 710/100,300,305;365/63,189.01,189.05,230.01,230.08,205;713/501;711/100,103;712/33;327/266,287.ccls. 1422 *DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR*

<u>L2</u> "helper flip flop" or "helper flip-flop"

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

L1 "helper flip flop" or "helper flip-flop"

Search Results -

Terms	Documents
L4 and (bus near5 width)	2

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database

Derwent World Patents Index
IBM Technical Disclosure Bulletins

Recall Text #

Search:



Refine Search

Clear Interrupt

Search History

DATE: Friday, May 06, 2005 Printable Copy Create Case

Set Name Query side by

side

Hit Cou

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L5 L4 and (bus near5 width)

L4 11 and L3

<u>L3</u> 710/100,300,305;365/63,189.01,189.05,230.01,230.08,205;713/501;711/100,103;712/33;327/266,287.ccls. 1422


DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR


<u>L2</u> "helper flip flop" or "helper flip-flop"

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

L1 "helper flip flop" or "helper flip-flop"

`







Home | Login | Logout | Access information | Areris | Sitemap | Halp

Welcome United States Patent and Trademark Office

Search Results BROWSE SEARCH **HEE XPLORE GUIDE** SUPPORT Results for "(helper flip flop<in>metadata) <and> (bus width<in>metadata)" e-mail printer friendly Your search matched 0 of 1154623 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » View Session History » New Search Modify Search » Key (helper flip flop<in>metadata) <and> (bus width<in>metadata) >> IEEE Journal or HERE JOSE. Magazine Check to search only within this results set

© Citation

IEEE Conference HEEE CAP

HEE JAIL

iee onf

IEEE STD

IEE Conference

IEEE Standard

IEE Journal or

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Citation & Abstract

indexesi iy

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



Home | Login | Logout | Access information | Alerts | Sitemap | Halp

Welcome United States Patent and Trademark Office Search Results BROWSE SEARCH **HEE XPLORE GUIDE** SUPPORT Results for "(flip flop<in>metadata) <and> (bus width<in>metadata) " e-mail ___ printer friendly Your search matched 1 of 1154623 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » View Session History » New Search **Modify Search** • Key (flip flop<in>metadata) <and> (bus width<in>metadata) >> IEEE Journal or HEEE JNL Magazine Check to search only within this results set IEE Journal or IEE JNL Citation Citation & Abstract Magazine Display Format: IEEE Conference IEEE CNF IEE Conference KEE CAF 1. An intelligent, self-deducing graphical register transfer interface based on a distributed constraint logic computation IEEE Standard IEEE STD Jennings, G.; Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International Conference on Hardware Description Languages; IFIP International Conference on Very Large Scale Integration., Asian and South Pacific 29 Aug.-1 Sept. 1995 Page(s):581 - 586 AbstractPlus | Full Text: PDF(628 KB) ISSE CNF

indexed by #Inspec Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Rights Reserved



Welcome United States Patent and Trademark Office

Home | Legin | Legaut | Accessinformation | Marts | Sitemati | Heip

SAbstractPlus

View Search Results

Document options

Full Text: PDE (454 KB)

Download this citation

Choose Citation

Download EndNote, ProCite, RefMan

» Learn More

Rights & Permissions

ON WESSIMONE

» Learn More

Ce-mail approver triendly

SUPPORT

REE XPLOSE GUIDE

SEARCH

SROWSE

An intelligent, self-deducing graphical register transfer interface based on a distributed constraint logic computation

Jennings, G.

Div. of Comput. Eng., Lulea Inst. of Technol., Sweden;

This paper appears in: Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IRIP International Conference on Hardware Description Languages; IFIP international Conference on Very Large Scale Integration., Asian and South

Publication Date: 29 Aug.-1 Sept. 1995 On page(s): 581 - 586

Meeting Date: 08/29/1995 - 09/01/1995

INSPEC Accession Number:5224562 Location: Chiba

Posted online: 2002-08-06 19:53:08.0 DOI: 10.1109/ASPDAC.1995.486373

Abstract

example to all undeclared bus widths becoming automatically defined. This frees the designer from explicitly declaring those circuit features width, at that point in the design cycle when such constructs are most needed. The novel use of constraints within individual model elements, We present a graphical capture tool for register transfer level modeling which is capable of deducing bus widths and other such undeclared which the tool can deduce. Furthermore this provides fully generic n-bit m-input components, such as 'wide flip-flops' having uncommitted circuit parameters with minimal user intervention. Known design parameters are self-propagated over the entire circuit, and can lead for together with a distributed constraint logic computation, provides the deductive mechanism. We describe the facility and examine its performance on a number of test cases

index Terms

Inspec

Controlled Indexing

constraint handling graphical user interfaces logic CAD logic design

Non-controlled Indexing

bus widths constraint logic computation deductive mechanism graphical capture tool register transfer interface register transfer level modeling uncommitted width wide flip-flops

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Ching Occurrents

No citing documents available on IEEE Xplore.

View Search Results



Help Contact Us Privacy & Security IEEE.org

First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

L5: Entry 1 of 2

File: PGPB

Print

Sep 9, 2004

PGPUB-DOCUMENT-NUMBER: 20040177208

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040177208 A1

TITLE: Reduced data line pre-fetch scheme

PUBLICATION-DATE: September 9, 2004

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Merritt, Todd A. Boise ID US Morgan, Donald M. Meridian ID US

APPL-NO: 10/ 773074 [PALM]
DATE FILED: February 5, 2004

RELATED-US-APPL-DATA:

Application 10/773074 is a division-of US application 09/652390, filed August 31, 2000, US

Patent No. 6704828

INT-CL: $[07] \underline{G06} \underline{F} \underline{13}/\underline{14}$

US-CL-PUBLISHED: 710/305 US-CL-CURRENT: 710/305

REPRESENTATIVE-FIGURES: 2

ABSTRACT:

A data amplifier configured to allow for fewer data lines and/or increased processing speeds. Specifically, multiple helper flip-flops are used to prefetch data in a data amplifier. The helper flip-flops are configured to latch one or two of the data bits from a 4-bit prefetch in an alternating periodic fashion, thereby necessitating fewer data lines. Alternatively, the number of data lines can be maintained and faster bus processing speeds may be realized.

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application is a divisional of U.S. application Ser. No. 09/652,390, filed on Aug. 31, 2000.

Previous Doc Next Doc Go to Doc#

Previous Doc

Next Doc

Go to Doc#

Print

ZIP CODE

Clear

Generate Collection

L5: Entry 2 of 2

File: USPT

Mar 9, 2004

COUNTRY

US-PAT-NO: 6704828

DOCUMENT-IDENTIFIER: US 6704828 B1

TITLE: System and method for implementing data pre-fetch having reduced data lines and/or

higher data rates

DATE-ISSUED: March 9, 2004

INVENTOR-INFORMATION:

NAME CITY STATE

Merritt; Todd A. Boise ID Morgan; Donald M. Meridian ID

ASSIGNEE-INFORMATION:

CITY STATE ZIP CODE COUNTRY TYPE CODE NAME

02 Micron Technology, Inc. Boise ID

APPL-NO: 09/ 652390 [PALM] DATE FILED: August 31, 2000

INT-CL: [07] $\underline{G06}$ \underline{F} $\underline{13/38}$, $\underline{G06}$ \underline{F} $\underline{13/40}$, $\underline{G06}$ \underline{F} $\underline{12/00}$, $\underline{G11}$ \underline{C} $\underline{5/06}$

US-CL-ISSUED: 710/305; 710/300, 711/100, 712/33, 365/63 US-CL-CURRENT: 710/305; 365/63, 710/300, 711/100, 712/33

FIELD-OF-SEARCH: 710/100, 710/300, 710/305, 365/63, 365/189.01, 365/230.01, 365/230.08,

365/205, 330/3, 713/501, 711/100, 711/103, 712/33, 327/266, 327/287

Search Selected

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

Search ALL

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
4014006	March 1977	Sorensen et al.	
4947373	August 1990	Yamaguchi et al.	+
5006980	April 1991	Sanders et al.	
5463582	October 1995	Kobayashi et al.	
6026050	February 2000	Baker et al.	
6166942	December 2000	Vo et al.	

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ATTY-AGENT-FIRM: Fletcher Yoder

ABSTRACT:

A method and apparatus for reducing the number of data read lines needed in a memory device. Specifically, multiple helper flip-flops are used to prefetch data in a memory device. The helper flip-flops are configured to latch one or two of the data bits from a 4-bit prefetch in an alternating periodic fashion, thereby necessitating fewer data lines.

18 Claims, 7 Drawing figures

Previous Doc Next Doc Go to Doc#

